首页>
外国专利>
Circuits and methods for clock signal duty-cycle correction
Circuits and methods for clock signal duty-cycle correction
展开▼
机译:时钟信号占空比校正的电路和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
Duty-cycle correction circuits, clock distribution networks, and methods for correcting duty-cycle distortion are disclosed, including methods and apparatus for correcting duty-cycle distortion of differential output clock signals provided from a clock distribution network. In one such method, a single-ended clock signal is generated from differential input clock signals for distribution over a clock distribution network and from which the differential output clock signals are generated. A delay of a model delay path is matched to a propagation delay of the clock distribution network, and the single ended clock signal is adjusted to compensate for duty-cycle distortion.
展开▼