首页>
外国专利>
Structure for CMOS ETSOI with multiple threshold voltages and active well bias capability
Structure for CMOS ETSOI with multiple threshold voltages and active well bias capability
展开▼
机译:具有多个阈值电压和有源阱偏置能力的CMOS ETSOI的结构
展开▼
页面导航
摘要
著录项
相似文献
摘要
A semiconductor substrate having a first type of conductivity and a top surface, a layer of oxide disposed over the top surface and a semiconductor layer disposed over the layer of oxide. A plurality of transistor devices are disposed upon the semiconductor layer. Each transistor device includes a channel between a source and a drain, where some transistor devices have a first type of channel conductivity and the remaining transistor devices have a second type of channel conductivity. A well region is formed adjacent to the top surface. The well region has a second type of conductivity. First trench isolation regions are between adjacent transistor devices that extend through the semiconductor layer. Second trench isolation regions are between adjacent transistor devices of opposite channel conductivity.
展开▼