首页>
外国专利>
Digital phase-locked loop with gated time-to-digital converter
Digital phase-locked loop with gated time-to-digital converter
展开▼
机译:带门控时间数字转换器的数字锁相环
展开▼
页面导航
摘要
著录项
相似文献
摘要
A digital PLL (DPLL) includes a time-to-digital converter (TDC) and a control unit. The TDC is periodically enabled for a short duration to quantize phase information and disabled for the remaining time to reduce power consumption. The TDC receives a first clock signal and a first reference signal and provides a TDC output indicative of the phase difference between the first clock signal and the first reference signal. The control unit generates an enable signal based on a main reference signal and enables and disables the TDC with the enable signal. In one design, the control unit delays the main reference signal to obtain the first reference signal and a second reference signal, generates the enable signal based on the main reference signal and the second reference signal, and gates a main clock signal with the enable signal to obtain the first clock signal for the TDC.
展开▼