首页>
外国专利>
Method and Apparatus for Isolating and/or Debugging Defects in Integrated Circuit Designs
Method and Apparatus for Isolating and/or Debugging Defects in Integrated Circuit Designs
展开▼
机译:隔离和/或调试集成电路设计中的缺陷的方法和设备
展开▼
页面导航
摘要
著录项
相似文献
摘要
Method and apparatus for debugging aspects of integrated circuit (IC) designs employ techniques by which defective intellectual property (IP) in those IC designs can be exercised, and defects identified, without disturbing the IP itself, but at the same time isolating the source of the defect(s) to the responsible IP provider(s). The IP provider then can debug the IP. In one aspect, the techniques give the IP provider(s) specific information about the nature of the defect, facilitating the provider's efforts to debug the IP.
展开▼