首页>
外国专利>
serial core architecture nonvolatile memory
serial core architecture nonvolatile memory
展开▼
机译:串行核心架构非易失性存储器
展开▼
页面导航
摘要
著录项
相似文献
摘要
System memory (100) comprising: memory bank (104) for supplying read data flow serial bit in response to a read operation and to receive write data bit stream in series in response to an operation of writing; and serial data path (102) for connecting the read data bit stream and serial write data bit stream in series between the memory bank and an input / output (112); where the route serial data includes a mediator data (114) to receive access data serially from the input / output, where the access data including a command and an address, where the mediator data includes converter command data (124) to convert the command and address in a parallel format and switch path (126) for selectively connecting the input / output (112) to the drive command data (124) or the bank of memory (104) for reading data flow serial data portion from the memory bank (104) during the read operation.
展开▼