首页> 外国专利> RESIST HARDENING AND DEVELOPMENT PROCESSES FOR SEMICONDUCTOR DEVICE MANUFACTURING

RESIST HARDENING AND DEVELOPMENT PROCESSES FOR SEMICONDUCTOR DEVICE MANUFACTURING

机译:半导体器件制造的抗硬化和开发过程

摘要

In some embodiments, a method of forming an etch mask on a substrate is provided that includes (1) forming a resist layer on a substrate; (2) exposing one or more regions of the resist layer to an energy source so as to alter at least one of a physical property and a chemical property of the exposed regions; (3) performing a hardening process on the resist layer to increase the etch resistance of first regions of the resist layer relative to second regions of the resist layer, the hardening process including exposing the resist layer to one or more reactive species within an atomic layer deposition (ALD) chamber; and (4) dry etching the resist layer to remove the one or more second regions and to form a pattern in the resist layer. Other embodiments are provided.
机译:在一些实施例中,提供了一种在基板上形成蚀刻掩模的方法,该方法包括:(1)在基板上形成抗蚀剂层; (2)将抗蚀剂层的一个或多个区域暴露于能量源,以改变暴露区域的物理性质和化学性质中的至少一种; (3)在抗蚀剂层上进行硬化处理以增加抗蚀剂层的第一区域相对于抗蚀剂层的第二区域的抗蚀刻性,该硬化处理包括将抗蚀剂层暴露于原子层内的一种或多种反应性物种。沉积(ALD)室; (4)干蚀刻抗蚀剂层以去除一个或多个第二区域并在抗蚀剂层中形成图案。提供了其他实施例。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号