首页> 外国专利> Co-integration of different fin pitches for logic and analog devices

Co-integration of different fin pitches for logic and analog devices

机译:逻辑和模拟设备的不同鳍间距的共集成

摘要

A method includes forming a first set of fins on a substrate; forming a second set of fins on the substrate; forming a gate stack over the fins and substrate; depositing a spacer layer around each fin in the first set of fins and in the second set of fins and the substrate; etching horizontal and vertical surfaces covered by the spacer layer to form spacers around the first set of fins and the second set of fins; etching horizontal and vertical surfaces of the spacer to pull down the spacer around the second set of fins; growing an epitaxy layer around the first set of fins and the second set of fins and growing epitaxy on the first set of fins and on the second set of fins; merging the epitaxy on the first set of fins; and merging the epitaxy on the second set of fins.
机译:一种方法包括在衬底上形成第一组鳍;在基板上形成第二组鳍片;在鳍片和衬底上方形成栅极堆叠;在第一组鳍片以及第二组鳍片和基板中的每个鳍​​片周围沉积间隔层;蚀刻由间隔层覆盖的水平和垂直表面,以在第一组鳍和第二组鳍周围形成间隔物;蚀刻间隔物的水平和垂直表面,以在第二组鳍片周围下拉间隔物;在第一组鳍和第二组鳍周围生长外延层,并在第一组鳍和第二组鳍上生长外延;在第一组鳍片上合并外延;并在第二组鳍上合并外延。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号