首页> 外国专利> Integrated circuit and method of forming the integrated circuit with improved logic transistor performance and SRAM transistor yield

Integrated circuit and method of forming the integrated circuit with improved logic transistor performance and SRAM transistor yield

机译:具有改善的逻辑晶体管性能和sram晶体管产量的集成电路和形成该集成电路的方法

摘要

In an integrated circuit that includes an NMOS logic transistor, an NMOS SRAM transistor, and a resistor, the gate of the SRAM transistor is doped at the same time that the resistor is doped, thereby allowing the gate of the logic transistor to be separately doped without requiring any additional masking steps.
机译:在包括NMOS逻辑晶体管,NMOS SRAM晶体管和电阻器的集成电路中,SRAM晶体管的栅极在掺杂电阻器的同时被掺杂,从而允许逻辑晶体管的栅极被分别掺杂。无需任何其他掩盖步骤。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号