首页> 外文期刊>ACS nano >Carbon Nanotube Field-Effect Transistors for Use as Pass Transistors in Integrated Logic Gates and Full Subtractor Circuits
【24h】

Carbon Nanotube Field-Effect Transistors for Use as Pass Transistors in Integrated Logic Gates and Full Subtractor Circuits

机译:碳纳米管场效应晶体管,用作集成逻辑门和完整减法器电路中的通过晶体管

获取原文
获取原文并翻译 | 示例
           

摘要

The use of carbon nanotube (CNT)-based field-effect transistors (FETs) as pass transistors is investigated. Logic gates are designed and constructed with these CNT FETs in the passtransistor logic (PTL) style. Because two of the three terminals of every CNT FET are used as inputs, the efficiency per transistor in PTL circuits is significantly improved. With the PTL style, a single pair of FETS, one n-type and one p-type, is sufficient to construct high-performance AND or OR gates in which the measured output voltages are consistent with those quantitatively derived using the characteristics of the pair of the constituent n-and p-FETs. A one-bit full subtractor, which requires a total of 28 FETs to construct in the usual CMOS circuit, is realized on individual CNTs for the first time using the PTL style with only three pairs of n-and p-FETs.
机译:研究了基于碳纳米管(CNT)的场效应晶体管(FET)作为传输晶体管的使用。逻辑门是使用这些晶体管的PassTransistor逻辑(PTL)样式设计和构建的。由于每个CNT FET的三个端子中的两个用作输入,因此PTL电路中每个晶体管的效率得到了显着提高。使用PTL样式时,一对FETS(一个n型和一个p型)足以构建高性能的“与”或“或”门,其中测得的输出电压与使用该对特性定量得出的输出电压一致n和p-FET的组成。仅使用三对n型和p型FET的PTL样式,首次在单个CNT上实现了一个位全减法器,这需要在通常的CMOS电路中构建总共28个FET。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号