首页> 外国专利> - Structure and method for forming a shielded gate trench FET with an inter-electrode dielectric having a low-k dielectric therein

- Structure and method for forming a shielded gate trench FET with an inter-electrode dielectric having a low-k dielectric therein

机译:-用于形成其中电极间电介质具有低k电介质的屏蔽栅沟槽FET的结构和方法

摘要

A shielded gate trench field effect transistor (FET) comprises trenches extending into a semiconductor region. A shield electrode is disposed in a bottom portion of each trench. The shield electrode is insulated from the semiconductor region by a shield dielectric. A gate electrode is disposed in each trench over the shield electrode, and an inter-electrode dielectric (IED) comprising a low-k dielectric extends between the shield electrode and the gate electrode.
机译:屏蔽栅沟槽场效应晶体管(FET)包括延伸到半导体区域中的沟槽。屏蔽电极设置在每个沟槽的底部中。屏蔽电极通过屏蔽电介质与半导体区域绝缘​​。栅电极设置在屏蔽电极上方的每个沟槽中,并且包括低k电介质的电极间电介质(IED)在屏蔽电极和栅电极之间延伸。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号