首页>
外国专利>
ALL-DIGITAL PHASE LOCK LOOP SPUR REDUCTION USING A CRYSTAL OSCILLATOR FRACTIONAL DIVIDER
ALL-DIGITAL PHASE LOCK LOOP SPUR REDUCTION USING A CRYSTAL OSCILLATOR FRACTIONAL DIVIDER
展开▼
机译:使用晶振分数分频器降低数字相位锁相环的全数字
展开▼
页面导航
摘要
著录项
相似文献
摘要
Disclosed are methods and apparatuses for reducing fractional spurs in an All-Digital Phase Lock Loop (ADPLL). An exemplary apparatus includes a crystal oscillator configured to generate a first frequency reference signal, a non-integer divider coupled to the crystal oscillator and configured to divide the first frequency reference signal by a non-integer variable to generate a second frequency reference signal, and a multiplexor coupled to the non-integer divider and the crystal oscillator and configured to output the first frequency reference signal or the second frequency reference signal to the ADPLL, wherein the multiplexor is configured to output the second frequency reference signal based on the ADPLL being tuned to a low fractionality channel.
展开▼