首页> 外国专利> MULTIPLE-DEPTH TRENCH INTERCONNECT TECHNOLOGY AT ADVANCED SEMICONDUCTOR NODES

MULTIPLE-DEPTH TRENCH INTERCONNECT TECHNOLOGY AT ADVANCED SEMICONDUCTOR NODES

机译:先进半导体节点的多深度沟槽互连技术

摘要

A metal interconnect structure, a system and method of manufacture, wherein a design layout includes results in forming at least two trenches of different trench depths. The method uses a slightly modified BEOL processing stack to prevent metal interconnect structures from encroaching upon an underlying hard mask dielectric or metallic hard mask layer. Thus two trench depths are obtained by tuning parameters of the system and allowing areas exposed by two masks to have deeper trenches. Here, the BEOL Stack processing is modified to enable two trench depths by using a hardmask that defines the lowest etch depth. The design may be optimized by software which optimizes a design for electromigration (or setup timing violations) by utilizing secondary trench depths, checking space opportunity around wires, pushing wires out to generate space and converting a wire to deep trench wire.
机译:一种金属互连结构,系统和制造方法,其中,设计布局包括形成至少两个不同沟槽深度的沟槽的结果。该方法使用经过稍微修改的BEOL处理堆栈,以防止金属互连结构侵蚀下面的硬掩模电介质或金属硬掩模层。因此,通过调节系统参数并使两个掩模暴露的区域具有更深的沟槽,可以获得两个沟槽深度。此处,通过使用定义最低蚀刻深度的硬掩模,对BEOL Stack处理进行了修改,以实现两个沟槽深度。可以通过软件来优化设计,该软件可以通过利用次级沟槽深度,检查导线周围的空间机会,推出导线以产生空间并将导线转换为深沟槽导线来优化电迁移设计(或违反设置时序)。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号