首页> 外国专利> Method for Fabricating a Shallow and Narrow Trench FET

Method for Fabricating a Shallow and Narrow Trench FET

机译:浅窄沟槽FET的制造方法

摘要

According to an embodiment of a method for fabricating a trench field-effect transistor (trench FET), the method includes: forming a trench in a semiconductor substrate of a first conductivity type, the trench including sidewalls which taper from a wider, top portion of the trench to a narrower, bottom portion of the trench; forming a gate dielectric in the trench, the gate dielectric having substantially the same thickness in the wider, top portion of the trench as in the narrower, bottom portion of the trench; forming a gate electrode in the trench and separated from the semiconductor substrate by the gate dielectric; and forming a channel region of a second conductivity type in the semiconductor substrate after forming the trench and the gate dielectric, the channel region being disposed adjacent the trench. Trench FETs formed by the method are also disclosed.
机译:根据用于制造沟槽场效应晶体管(沟槽FET)的方法的一个实施例,该方法包括:在第一导电类型的半导体衬底中形成沟槽,该沟槽包括从其较宽的顶部逐渐变细的侧壁。将沟槽延伸到沟槽的较窄的底部;在所述沟槽中形成栅极电介质,所述栅极电介质在所述沟槽的较宽的顶部中的厚度与在所述沟槽的较窄的底部中的厚度基本相同;在沟槽中形成栅电极,并通过栅电介质与半导体衬底隔开;在形成沟槽和栅极电介质之后,在半导体衬底中形成第二导电类型的沟道区,该沟道区邻近沟槽设置。还公开了通过该方法形成的沟槽FET。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号