首页> 外国专利> Low-temperature polycrystalline silicon thin-film transistor based on dual-gate structure and manufacturing method therefor

Low-temperature polycrystalline silicon thin-film transistor based on dual-gate structure and manufacturing method therefor

机译:基于双栅结构的低温多晶硅薄膜晶体管及其制造方法

摘要

A low-temperature polycrystalline silicon thin-film transistor based on a dual-gate structure, and a method for manufacturing the low-temperature polycrystalline silicon thin-film transistor with the dual-gate structure. The low-temperature polycrystalline silicon thin-film transistor comprises a substrate (10); at least one patterned amorphous silicon layer (11) that is located in a barrier layer (20) on the substrate and forms a bottom gate; an N-type metal oxide semiconductor (81) located on the barrier layer (20); and a P-type metal oxide semiconductor (82) located on the barrier layer (20). A patterned gate electrode layer (17) formed by the N-type metal oxide semiconductor (81) and the bottom gate formed by the at least one patterned amorphous silicon layer (11) are combined to form a dual-gate structure, so that the current-voltage characteristic is more stable and the conducting current is obviously improved, the driving capacity is increased, the power consumption is reduced and the yield rate of products is improved.
机译:基于双栅极结构的低温多晶硅薄膜晶体管,以及制造具有双栅极结构的低温多晶硅薄膜晶体管的方法。该低温多晶硅薄膜晶体管包括衬底(10);和至少一个图案化的非晶硅层(11),其位于衬底上的阻挡层(20)中并形成底栅;位于阻挡层(20)上的N型金属氧化物半导体(81);以及位于阻挡层(20)上的P型金属氧化物半导体(82)。由N型金属氧化物半导体(81)形成的图案化的栅电极层(17)和由至少一个图案化的非晶硅层(11)形成的底栅被组合以形成双栅极结构,从而电流-电压特性更加稳定,导电电流明显提高,驱动能力提高,功耗降低,产品良率提高。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号