首页> 外国专利> LOW-TEMPERATURE POLYCRYSTALLINE SILICON THIN-FILM TRANSISTOR BASED ON DUAL-GATE STRUCTURE AND MANUFACTURING METHOD THEREFOR

LOW-TEMPERATURE POLYCRYSTALLINE SILICON THIN-FILM TRANSISTOR BASED ON DUAL-GATE STRUCTURE AND MANUFACTURING METHOD THEREFOR

机译:基于双栅结构的低温多晶硅硅薄膜晶体管及其制造方法

摘要

The present invention proposes a low temperature polysilicon thin film transistor having a double gate structure and a method of manufacturing the low temperature polysilicon thin film transistor. Low temperature polysilicon thin film transistors include a substrate, one or more patterned amorphous silicon (a-Si) layers disposed on the barrier layer of the substrate to form a lower gate, an N-type metal oxide semiconductor (NMOS) disposed on the barrier layer, and a barrier P-type metal oxide semiconductor (PMOS) disposed in the layer. The NMOS includes a patterned gate electrode (GE) layer as the top gate, and the bottom gate and the patterned GE layer formed by the one or more patterned amorphous silicon layers form a double gate structure. The present invention proposes a low temperature polysilicon thin film transistor which further stabilizes the current voltage characteristic, improves driving capability, reduces power consumption, and increases yield.
机译:本发明提出了一种具有双栅结构的低温多晶硅薄膜晶体管以及制造该低温多晶硅薄膜晶体管的方法。低温多晶硅薄膜晶体管包括:衬底,设置在衬底的阻挡层上以形成下栅极的一个或多个图案化的非晶硅(a-Si)层,设置在阻挡层上的N型金属氧化物半导体(NMOS)层和设置在该层中的势垒P型金属氧化物半导体(PMOS)。 NMOS包括图案化的栅电极(GE)层作为顶栅,并且底栅和由一个或多个图案化的非晶硅层形成的图案化的GE层形成双栅极结构。本发明提出了一种低温多晶硅薄膜晶体管,其进一步稳定了电流电压特性,提高了驱动能力,降低了功耗,并提高了产量。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号