首页> 外国专利> Three-dimensional chip-to-wafer integration

Three-dimensional chip-to-wafer integration

机译:三维芯片到晶圆集成

摘要

An integrated circuit device is disclosed that includes a semiconductor substrate and a die attached to the semiconductor substrate. A conductive pillar is connected to at least one of the semiconductor substrate or the die. An overmold is molded onto the semiconductor substrate over the die, and the conductive pillar extends through the overmold.
机译:公开了一种集成电路器件,其包括半导体衬底和附接到该半导体衬底的管芯。导电柱连接到半导体衬底或管芯中的至少一个。包覆模制被模制到管芯上方的半导体衬底上,并且导电柱延伸穿过包覆模制。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号