首页>
外国专利>
INTEGRATED CIRCUIT FOR QUADRUPLE PATTERNING LITHOGRAPHY, AND COMPUTING SYSTEM AND COMPUTER-IMPLEMENTED METHOD FOR DESIGNING INTEGRATED CIRCUIT
INTEGRATED CIRCUIT FOR QUADRUPLE PATTERNING LITHOGRAPHY, AND COMPUTING SYSTEM AND COMPUTER-IMPLEMENTED METHOD FOR DESIGNING INTEGRATED CIRCUIT
展开▼
机译:四重图案印刷术的集成电路以及设计该集成电路的计算机系统和计算机实现方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A computer-implemented method includes placing standard cells based on design data defining an integrated circuit. A layout of the integrated circuit is generated by performing colorless routing. First, second, third and fourth patterns included in a quadruple patterning lithography (QPL) layer are arranged, based on space constraints, on the placed standard cells. The generated layout is stored to a computer-readable storage medium. The space constraints define minimum spaces between the first, second, third and fourth patterns. The method includes assigning first, second, third and fourth colors to the first, second, third and fourth patterns, respectively. Masks are generated based on the layout. A semiconductor device is manufactured by using the generated masks. A space between two patterns of the first, second, third and fourth patterns smaller than a corresponding space constraint of the space constraints indicates a color violation.
展开▼