首页> 外国专利> Method to reduce resistance for a copper (CU) interconnect landing on multilayered metal contacts, and semiconductor structures formed therefrom

Method to reduce resistance for a copper (CU) interconnect landing on multilayered metal contacts, and semiconductor structures formed therefrom

机译:减少用于降落在多层金属触点上的铜(CU)互连线的电阻的方法以及由此形成的半导体结构

摘要

A method of forming a semiconductor structure includes forming a first insulating layer containing a first metal layer embedded therein and on a surface of a semiconductor substrate. The method further includes forming an inter-layer dielectric (ILD) layer on the first insulating layer, and forming at least one via trench structure including a first metallization trench and a via in the ILD layer. In addition, the method also includes depositing a metal material to form a first metallization layer in the first metallization trench, a via contact in the via, and a second metal layer on top of at least a portion of the first metal layer in the opening of the first insulating layer. The first metal layer and the second metal layer constitute a multilayer metal contact located in the opening of the first insulating layer.
机译:形成半导体结构的方法包括在半导体衬底的表面上形成第一绝缘层,该第一绝缘层包含嵌入其中的第一金属层。该方法还包括:在第一绝缘层上形成层间电介质(ILD)层;以及在ILD层中形成包括第一金属化沟槽和通路的至少一个通路沟槽结构。另外,该方法还包括在第一金属化沟槽中沉积金属材料以形成第一金属化层,在通孔中形成通孔接触,并在开口中的第一金属层的至少一部分的顶部上形成第二金属层。第一绝缘层的厚度。第一金属层和第二金属层构成位于第一绝缘层的开口中的多层金属触点。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号