首页> 外国专利> Low damage low-k dielectric etch

Low damage low-k dielectric etch

机译:低损伤低介电常数蚀刻

摘要

A method of forming an interconnect structure for an integrated circuit. A dielectric stack is formed on the substrate including an etch-stop layer, a low-k or ULK dielectric layer, and a hard mask layer. The low-k or ULK dielectric is etched using at least two etching processes wherein each etching process is followed by an etch repair process where the etch repair process includes flowing at least one hydrocarbon into the reactor and generating a plasma. The photoresist may be removed using at least two ashing processes wherein each ashing process is followed by an ash repair process where the etch repair process includes flowing at least one hydrocarbon into the reactor and generating a plasma.
机译:一种形成用于集成电路的互连结构的方法。在包括蚀刻停止层,低k或ULK电介质层和硬掩模层的基板上形成电介质堆叠。使用至少两个蚀刻工艺来蚀刻低k或ULK电介质,其中每个蚀刻工艺之后是蚀刻修复工艺,其中蚀刻修复工艺包括使至少一种烃流入反应器并产生等离子体。可以使用至少两个灰化工艺来去除光致抗蚀剂,其中每个灰化工艺之后是灰修复工艺,其中蚀刻修复工艺包括使至少一种碳氢化合物流入反应器并产生等离子体。

著录项

  • 公开/公告号US10453700B2

    专利类型

  • 公开/公告日2019-10-22

    原文格式PDF

  • 申请/专利权人 TEXAS INSTRUMENTS INCORPORATED;

    申请/专利号US201514973973

  • 发明设计人 PING JIANG;DAVID GERALD FARBER;

    申请日2015-12-18

  • 分类号H01L21/311;H01L21/3105;H01L21/768;

  • 国家 US

  • 入库时间 2022-08-21 12:15:54

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号