首页> 外国专利> Shift register utilizing latches controlled by dual non-overlapping clocks

Shift register utilizing latches controlled by dual non-overlapping clocks

机译:利用由双不重叠时钟控制的锁存器的移位寄存器

摘要

Disclosed herein is an electronic device including a flip flop and clock generation circuitry for controlling the flip flop. The flip flop includes a master latch receiving input for the flip flop, with the master latch latching the received input to its output in response to a first clock. The slave latch receives input from the output of the master latch, and latches the received input to its output in response to a second clock. The clock generation circuitry is configured to logically combine a device clock and an input clock to produce the first and second clocks.
机译:本文公开了一种电子设备,其包括触发器和用于控制触发器的时钟生成电路。触发器包括主锁存器,其接收触发器的输入,其中主锁存器响应于第一时钟而将接收到的输入锁存至其输出。从锁存器从主锁存器的输出接收输入,并且响应于第二时钟而将接收到的输入锁存到其输出。时钟产生电路被配置为在逻辑上组合设备时钟和输入时钟以产生第一和第二时钟。

著录项

  • 公开/公告号US10243545B2

    专利类型

  • 公开/公告日2019-03-26

    原文格式PDF

  • 申请/专利权人 STMICROELECTRONICS ASIA PACIFIC PTE LTD;

    申请/专利号US201715425277

  • 发明设计人 BENG-HENG GOH;YI REN CHIN;

    申请日2017-02-06

  • 分类号H03L5;H03K5/151;G11C19/28;H03L7;G11C7/22;

  • 国家 US

  • 入库时间 2022-08-21 12:11:52

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号