首页>
外国专利>
Clock data recovery broadcast for multi-lane SerDes
Clock data recovery broadcast for multi-lane SerDes
展开▼
机译:多通道SerDes的时钟数据恢复广播
展开▼
页面导航
摘要
著录项
相似文献
摘要
Clock data recovery broadcast for multi-lane SerDes is disclosed. In some implementations, a serial input/output (I/O) interface includes a master lane and a plurality of slave lanes to receive serial incoming data. The master lane has a master clock and data recovery (CDR) module to generate master data sample clock control signals. The master data sample clock control signals can be broadcasted to the slave lanes. Furthermore, each of the plurality of slave lanes having a slave CDR module. The slave CDR module can include a clock edge tracking module to generate local data sample clock control signals, and a multiplexer to select the master data sample clock control signals or local data sample clock control signals to apply in the respective slave lane in response to a signal from a CDR controller indicative of a low power mode.
展开▼