首页>
外国专利>
Dynamic bit-line clamping circuit for computing-in-memory applications and clamping method thereof
Dynamic bit-line clamping circuit for computing-in-memory applications and clamping method thereof
展开▼
机译:用于内存计算应用的动态位线钳位电路及其钳位方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A dynamic bit-line clamping circuit for computing-in-memory applications is configured to clamp a bit line via at least one reference signal and includes a clamping node, a first clamping unit, a second clamping unit, a first feedback controlling unit and a second feedback controlling unit. The first clamping unit is electrically connected between the bit line and the clamping node. The second clamping unit is electrically connected between the clamping node and a power source voltage and includes a switch. The second feedback controlling unit is electrically connected to the clamping node and the switch. The second feedback controlling unit generates a switching signal according to the at least one reference signal and a voltage level of the clamping node. The switch is switched by the switching signal so as to clamp the voltage level of the clamping node according to the at least one reference signal.
展开▼