首页> 美国政府科技报告 >Decommutator patchboard verifier
【24h】

Decommutator patchboard verifier

机译:Decommutator配线板验证器

获取原文

摘要

A system for automatically verifying the connections between terminals of a patchboard is described. The system includes a back plane having a plurality of plugs corresponding to the pins of the patchboard. A number of decoders are connected to the plugs of the back plane so that a signal can be sequentially applied to each plug of the back plane under control of a stepping register and a control circuit. A plurality of data selectors are also connected to the plugs of the back plane and under control of a second external register. This control circuit sequentially makes connections between an output circuit and the plugs of the back plane so as to patch the signal applied to a respective plug through a patch connection to the output circuit. The precise locations of the patches on the patchboard can be identified and compared with previously stored information in a memory unit.

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号