Sample-and-Hold Circuits for High-Speed A/D Converters

摘要

The design of sample-and-hold circuits (SHCs) for pipelined analog-to-digital converters (ADCs) fabricated in CMOS technology is considered. The most important errors in SHCs of various types are analyzed and methods for their reduction are described. Examples of SHCs for a 1.8-V, 20-M sample/s pipelined 0.18-μm-CMOS ADC are presented.