首页> 外文期刊>Nanotechnology >Periodic arrays of deEP 1nanopores made in silicon with reactive ion etching and deEP 1UV lithography
【24h】

Periodic arrays of deEP 1nanopores made in silicon with reactive ion etching and deEP 1UV lithography

机译:用反应离子刻蚀和deEP 1UV光刻技术在硅中制成的deEP 1纳米孔的周期性阵列

获取原文
获取原文并翻译 | 示例
           

摘要

We report on the fabrication of periodic arrays of deEP 1nanopores with high aspect ratios in crystalline silicon. The radii and pitches of the pores were defined in a chromium mask by means of deEP 1UV scan and stEP 1technology. The pores were etched with a reactive ion etching process with SF6, optimized for the formation of deEP 1nanopores. We have realized structures with pitches between 440 and 750 nm, pore diameters between 310 and 515 nm, and depth to diameter aspect ratios up to 16. To the best of our knowledge, this is the highest aspect ratio ever reported for arrays of nanopores in silicon made with a reactive ion etching process. Our experimental results show that the etching rate of the nanopores is aspect-ratio-dependent, and is mostly influenced by the angular distribution of the etching ions. Furthermore we show both experimentally and theoretically that, for sub-micrometer structures, reducing the sidewall erosion is the best way to maximize the aspect ratio of the pores. Our structures have potential applications in chemical sensors, in the control of liquid wetting of surfaces, and as capacitors in high-frequency electronics. We demonstrate by means of optical reflectivity that our high-quality structures are very well suited as photonic crystals. Since the process studied is compatible with existing CMOS semiconductor fabrication, it allows for the incorporation of the etched arrays in silicon chips.
机译:我们报道了在晶体硅中具有高纵横比的deEP 1纳米孔的周期性阵列的制造。通过deEP 1UV扫描和stEP 1技术在铬面罩中定义孔的半径和间距。用反应离子刻蚀工艺对孔进行刻蚀,SF6对deEP 1纳米孔的形成进行了优化。我们已经实现了间距在440至750 nm之间,孔径在310至515 nm之间,深度与直径的长宽比高达16的结构。据我们所知,这是有史以来报道的纳米孔阵列中最高的长宽比。用反应离子蚀刻工艺制成的硅。我们的实验结果表明,纳米孔的刻蚀速率与长宽比有关,并且主要受刻蚀离子角度分布的影响。此外,我们在实验和理论上都表明,对于亚微米结构,减少侧壁腐蚀是使孔的长宽比最大化的最佳方法。我们的结构在化学传感器,表面液体润湿控制以及高频电子设备中的电容器中具有潜在的应用。我们通过光反射率证明我们的高质量结构非常适合作为光子晶体。由于所研究的工艺与现有的CMOS半导体制造兼容,因此可以将蚀刻后的阵列并入硅芯片中。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号