Abst'/> Low phase noise LC VCO with sinusoidal tail current shaping using cascode current source
首页> 外文期刊>AEU: Archiv fur Elektronik und Ubertragungstechnik: Electronic and Communication >Low phase noise LC VCO with sinusoidal tail current shaping using cascode current source
【24h】

Low phase noise LC VCO with sinusoidal tail current shaping using cascode current source

机译:低相位噪声LC VCO,具有使用Cascode电流源的正弦尾电流整形

获取原文
获取原文并翻译 | 示例
           

摘要

AbstractTail current shaping is a known technique for phase noise reduction. According to this technique, close to outputs zero crossing points, where Impulse Sensitivity Function (ISF) is maximum, current supplying path to the transistor pair is disconnected. In this paper, tail current shaping is performed by two additional transistors that are placed in cascode configuration with the tail current source. Conventional tail current shaping is performed by two tail transistors with the gates connected to the oscillator outputs. The proposed circuit outperforms the conventional circuit in phase noise performance, due to four mechanisms: higher impedance seen from the common source of switching transistors due to cascode current source; better tail current shaping; higher oscillation amplitude with the same power consumption; and lower RMS value of the effective ISF. Also, the proposed circuit presents more stable bias point and output amplitude, compared to conventional circuit. In addition, higher ratio of start-up tail current to the minimum of shaped tail current for the proposed circuit, removes the need for additional start-up detection circuits. Post layout simulations predict a sample oscillator designed at 4GHz in 0.18μm RF CMOS technology presents 11.3 and 3.8dB less phase noise at 1MHz offset, compared to simple and conventional oscillators, respectively.]]>
机译:<![cdata [ 抽象 尾部电流整形是一种用于相位降噪的已知技术。根据该技术,接近输出零交叉点,其中脉冲灵敏度函数(ISF)是最大的,断开电流供应到晶体管对的路径。在本文中,尾电流成形由两个附加晶体管执行,该晶体管置于具有尾电流源的共源共栅配置中。传统的尾流成形由两个尾晶体管执行,其中栅极连接到振荡器输出。由于四种机制,所提出的电路在相位噪声性能中实现了传统电路:从Cascode电流源导致的开关晶体管的公共源看出较高的阻抗;更好的尾部塑造;具有相同功耗的更高振荡幅度;和较低的有效ISF的RMS值。而且,与传统电路相比,所提出的电路呈现更稳定的偏置点和输出幅度。另外,启动尾电流与所提出的电路的最小形状尾电流比更高的比率,去除需要额外的启动检测电路。布局后仿真预测,在0.18μm的RF CMOS技术中以4GHz为设计的示例振荡器,与简单和传统振荡器相比,在1MHz偏移的情况下,11.3和3.8dB的相位噪声分别呈现11.3和3.8dB。 ]]>

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号