首页> 外文期刊>Nanotechnology >Comparison of trapped charges and hysteresis behavior in hBN encapsulated single MoS2 flake based field effect transistors on SiO2 and hBN substrates
【24h】

Comparison of trapped charges and hysteresis behavior in hBN encapsulated single MoS2 flake based field effect transistors on SiO2 and hBN substrates

机译:SiO2和HBN基板上的HBN封装单MOS2薄片基场效应晶体管中捕获的电荷和滞后行为的比较

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

Molybdenum disulfide (MoS2) based field effect transistors (FETs) are of considerable interest in electronic and opto-electronic applications but often have large hysteresis and threshold voltage instabilities. In this study, by using advanced transfer techniques, hexagonal boron nitride (hBN) encapsulated FETs based on a single, homogeneous and atomic-thin MoS2 flake are fabricated on hBN and SiO2 substrates. This allows for a better and a precise comparison between the charge traps at the semiconductor-dielectric interfaces at MoS2-SiO2 and hBN interfaces. The impact of ambient environment and entities on hysteresis is minimized by encapsulating the active MoS2 layer with a single hBN on both the devices. The device to device variations induced by different MoS2 layer is also eliminated by employing a single MoS2 layer for fabricating both devices. After eliminating these additional factors which induce variation in the device characteristics, it is found from the measurements that the trapped charge density is reduced to 1.9 x 10(11) cm(-2) on hBN substrate as compared to 1.1 x 10(12) cm(-2) on SiO2 substrate. Further, reduced hysteresis and stable threshold voltage are observed on hBN substrate and their dependence on gate sweep rate, sweep range, and gate stress is also studied. This precise comparison between encapsulated devices on SiO2 and hBN substrates further demonstrate the requirement of hBN substrate and encapsulation for improved and stable performance of MoS2 FETs.
机译:基于二硫化钼(MOS2)的场效应晶体管(FET)对电子和光电应用具有相当大的兴趣,但通常具有大的滞后和阈值电压不稳定性。在本研究中,通过使用先进的转移技术,基于单个,均匀和原子薄MOS2薄片的六边形氮化硼(HBN)包封FET在HBN和SiO 2基板上制造。这允许在MOS2-SIO2和HBN接口处的半导体介电接口处的电荷陷阱之间更好地和精确比较。通过在两个设备上用单个HBN封装有源MOS2层来最小化环境环境和实体对滞后的影响。还通过采用单个MOS2层来消除由不同MOS2层引起的装置变型的装置,用于制造两个装置。在消除诱导器件特性的变化的这些附加因素之后,从测量中发现捕获的电荷密度在HBN衬底上减少到1.9×10(11 )cm(-2),而与1.1×10(12)相比SiO2基板上的cm(-2)。此外,还研究了在HBN衬底上观察到降低的滞后和稳定的阈值电压,并且还研究了它们对栅极扫描速率,扫描范围和栅极应力的依赖性。 SiO 2和HBN基板上的封装器件之间的这种精确比较进一步证明了HBN基板的要求和用于改善和稳定的MOS2 FET的性能。

著录项

相似文献

  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号