首页> 外文期刊>電子情報通信学会技術研究報告. 集積回路. Integrated Circuits and Devices >Multi-step improved-breaking-off-search motion estimation algorithm with 4:1 search and low-bit resolution, and CMOS motion estimation LSI
【24h】

Multi-step improved-breaking-off-search motion estimation algorithm with 4:1 search and low-bit resolution, and CMOS motion estimation LSI

机译:具有4:1搜索和低位分辨率的多步改进型搜索运动估计算法以及CMOS运动估计LSI

获取原文
获取原文并翻译 | 示例
           

摘要

To drastically reduce the power dissipation, P, of a motion estimator LSI, a fast motion estimation (ME) algorithm called the "multi-step improved breaking-off-search (M-IBOS)" algorithm with 4:1 search and low-bit resolution (4 bit / pixel)" has been developed. M-IBOS can improve the processing speed of a full search algorithm by a factor of more than 13, while achieving the same visual quality. A new 0.13-μm CMOS accumulation-type ME circuit for M-IBOS has been designed. P is reduced to 3.35 μW, which is less than 1/790 that of the previously developed 0.13-μm CMOS Wallace-tree ME circuit.
机译:为了大幅度降低运动估算器LSI的功耗P,一种称为“多步改进的折断搜索(M-IBOS)”算法的快速运动估算(ME)算法采用4:1搜索和低位分辨率(4位/像素)”。M-IBOS可以将全搜索算法的处理速度提高13倍以上,同时达到相同的视觉质量。一种新型0.13μmCMOS累积型设计了用于M-IBOS的ME电路,P减小至3.35μW,小于先前开发的0.13-μmCMOS华莱士树ME电路的1/790。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号