...
首页> 外文期刊>Computers and Electrical Engineering >A comparative analysis of performance improvement schemes for cache memories
【24h】

A comparative analysis of performance improvement schemes for cache memories

机译:高速缓存性能改进方案的比较分析

获取原文
获取原文并翻译 | 示例

摘要

There have been numerous techniques proposed in the literature that aim to improve the performance of cache memories by reducing cache conflicts. These techniques were proposed over the past decade and each proposal independently claimed to reduce conflict misses. However, because the published results used different benchmarks and different experimental setups, it is not easy to compare them. In this paper we report a side-by-side comparison of these techniques. We also evaluate the suitability of some of these techniques for caches with higher set associativities. In addition to evaluating techniques for their impact on cache misses and average memory access times, we also evaluate the techniques for their ability in reducing the non-uniformity of cache accesses. The conclusion of our work is that, each application may benefit from a different technique and no single scheme works universally well for all applications. We also observe that, for the majority of applications, XORing (XOR) and Odd-multiplier indexing schemes perform reasonably well. Among programmable associativity techniques, B-cache performs better than column-associative and adaptive-caches, but column-associative caches require very minimal extensions to hardware. Uniformity of cache accesses is improved most by B-cache technique while column-associative cache also improves cache access uniformities. Based on the observation that different techniques benefit different applications, we explored the use of multiple, programmable addressing mechanisms, each addressing scheme designed for a specific application. We include some preliminary data using multiple addressing schemes.
机译:文献中已经提出了许多旨在通过减少高速缓存冲突来提高高速缓存的性能的技术。这些技术是在过去十年中提出的,每个提议都独立声称可以减少冲突遗漏。但是,由于发布的结果使用了不同的基准和不同的实验设置,因此比较它们并不容易。在本文中,我们报告了这些技术的并排比较。我们还评估了其中一些技术对具有较高集合关联性的缓存的适用性。除了评估技术对缓存未命中和平均内存访问时间的影响之外,我们还评估技术在减少缓存访问不均匀性方面的能力。我们工作的结论是,每个应用程序可能会受益于不同的技术,并且没有任何一种方案能够对所有应用程序普遍适用。我们还观察到,对于大多数应用程序,“异或”(XOR)和“奇乘数”索引方案的性能相当好。在可编程关联技术中,B缓存的性能优于列关联缓存和自适应缓存,但是列关联缓存对硬件的扩展要求非常低。 B缓存技术最大程度地提高了缓存访问的一致性,而列关联缓存也提高了缓存访问的一致性。基于不同技术有益于不同应用的观察,我们探索了多种可编程寻址机制的使用,每种寻址方案都是针对特定应用而设计的。我们包括使用多种寻址方案的一些初步数据。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号