首页> 外文期刊>Journal of Semiconductors >Ultra-low specific on-resistance SOI double-gate trench-type MOSFET
【24h】

Ultra-low specific on-resistance SOI double-gate trench-type MOSFET

机译:超低比导通电阻SOI双栅沟槽型MOSFET

获取原文
获取原文并翻译 | 示例
获取外文期刊封面目录资料

摘要

An ultra-low specific on-resistance (R_(on,sp)) silicon-on-insulator (SOI) double-gate trench-type MOSFET (DG trench MOSFET) is proposed. The MOSFET features double gates and an oxide trench: the oxide trench is in the drift region, one trench gate is inset in the oxide trench and one trench gate is extended into the buried oxide. Firstly, the double gates reduce R_(on,sp) by forming dual conduction channels. Secondly, the oxide trench not only folds the drift region, but also modulates the electric field, thereby reducing device pitch and increasing the breakdown voltage (BV). A BV of 93 V and a R_(on,sp) of 51.8 mΩ·mm~2 is obtained for a DG trench MOSFET with a 3 μm half-cell pitch. Compared with a single-gate SOI MOSFET (SG MOSFET) and a single-gate SOI MOSFET with an oxide trench (SG trench MOSFET), the R_(on,sp) of the DG trench MOSFET decreases by 63.3% and 33.8% at the same BV, respectively.
机译:提出了一种超低比导通电阻(R_(on,sp))绝缘体上硅(SOI)双栅沟槽型MOSFET(DG沟槽MOSFET)。 MOSFET具有双栅和氧化物沟槽:氧化物沟槽位于漂移区中,一个沟槽栅嵌入氧化物沟槽中,一个沟槽栅延伸至掩埋氧化物中。首先,双栅极通过形成双传导通道来降低R_(on,sp)。其次,氧化物沟槽不仅折叠漂移区,而且调制电场,从而减小器件间距并增加击穿电压(BV)。对于半单元间距为3μm的DG沟槽MOSFET,其BV为93 V,R_(on,sp)为51.8mΩ·mm〜2。与单栅极SOI MOSFET(SG MOSFET)和带有氧化物沟槽的单栅极SOI MOSFET(SG沟槽MOSFET)相比,DG沟槽MOSFET的R_(on,sp)在MOSFET的R_(on,sp)下降了63.3%和33.8%。相同的BV。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号