ISDL: an instruction set description language for retargetability and architecture exploration

摘要

We present the Instruction Set Description Language, ISDL, a machine description language used to describe target architectures to a set of retargetable design tools including compilers and simulators. Such tools enable the design of embedded system processors by supporting the exploration of the architecture design space. The features and flexibility of ISDL enable the description of a wide variety of architectures with emphasis on VLIW architectures. ISDL explicitly supports constraints that define valid operation groupings within an instruction, thus increasing the range of specifiable architectures and resulting in concise and intuitive descriptions. Furthermore, a single ISDL description supports the automatic generation or retargeting of oil of the design evaluation tools. This paper presents the structure and features of ISDL and describes how the information in an ISDL description may be used to retarget or generate assemblers, disassemblers, compilers, simulators, and hardware models. In addition, it compares ISDL to various other machine description languages that are being used for embedded processor design. Various complications that arose while describing real-world architectures (which include a powerful seven way VLIW processor and the Motorola 56000 DSP) and the solutions to these complications are also presented.