首页> 外文期刊>ACM Transactions on Design Automation of Electronic Systems >Architecture Description Language (ADL)-Driven Software Toolkit Generation for Architectural Exploration of Programmable SOCs
【24h】

Architecture Description Language (ADL)-Driven Software Toolkit Generation for Architectural Exploration of Programmable SOCs

机译:架构描述语言(ADL)驱动的软件工具包生成,用于可编程SOC的架构探索

获取原文
获取原文并翻译 | 示例
           

摘要

Advances in semiconductor technology permit increasingly complex applications to be realized using programmable systems-on-chips (SOCs). Furthermore, shrinking time-to-market demands, coupled with the need for product versioning through software modification of SOC platforms, have led to a significant increase in the software content of these SOCs. However, designer productivity is greatly hampered by the lack of automated software generation tools for the exploration and evaluation of different architectural configurations. Traditional hardware-software codesign flows do not support effective exploration and customization of the embedded processors used in programmable SOCs. The inherently application-specific nature of embedded processors and the stringent area, power, and performance constraints in embedded systems design critically require a fast and automated architecture exploration methodology. Architecture description language (ADL)-Driven design space exploration and software toolkit generation strategies present a viable solution to this problem, providing a systematic mechanism for a top-down design and validation of complex systems. The heart of this approach lies in the ability to automatically generate a software toolkit that includes an architecture-sensitive compiler, a cycle-accurate simulator, assembler, debugger, and verification/validation tools. This article illustrates a software toolkit generation methodology using the EXPRESSION ADL. Our exploration studies demonstrate the need for and usefulness of this approach, using as an example the problem of compiler-in-the-loop design space exploration of reduced instruction-set embedded processor architectures.
机译:半导体技术的进步允许使用可编程的片上系统(SOC)实现越来越复杂的应用。此外,不断缩短的上市时间要求,以及通过SOC平台的软件修改来进行产品版本控制的需求,已导致这些SOC的软件内容显着增加。但是,由于缺乏用于探索和评估不同架构配置的自动化软件生成工具,极大地阻碍了设计人员的工作效率。传统的硬件-软件代码签名流程不支持对可编程SOC中使用的嵌入式处理器进行有效的探索和定制。嵌入式处理器固有的特定于应用程序的性质以及嵌入式系统设计中严格的面积,功耗和性能限制,至关重要地需要一种快速,自动化的架构探索方法。架构描述语言(ADL)驱动的设计空间探索和软件工具包生成策略提供了解决此问题的可行解决方案,为自上而下的设计和复杂系统的验证提供了系统的机制。这种方法的核心在于能够自动生成软件工具箱的能力,该工具箱包括对体系结构敏感的编译器,精确周期的模拟器,汇编器,调试器以及验证/验证工具。本文说明了使用EXPRESSION ADL生成软件工具包的方法。我们的探索研究以减少指令集嵌入式处理器体系结构的编译器在环设计空间探索为例,论证了这种方法的必要性和实用性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号