...
首页> 外文期刊>Journal of Electronic Materials >Removal of Threading Dislocations from Patterned Heteroepitaxial Semiconductors by Glide to Sidewalls
【24h】

Removal of Threading Dislocations from Patterned Heteroepitaxial Semiconductors by Glide to Sidewalls

机译:通过滑模去除侧壁上图案化异质外延半导体的螺纹位错

获取原文
获取原文并翻译 | 示例

摘要

We have shown that threading dislocations can be removed from patterned heteroepitaxial semiconductors by glide to the sidewalls, which is driven by the presence of image forces. In principle, it should be possible to attain highly mismatched heteroepitaxial semiconductors which are completely free from threading dislocations, even though they are not pseudomorphic, by patterned heteroepitaxial processing. There are two basic approaches to patterned heteroepitaxial processing, The first involves selective area growth on a pre-patterned substrate. The second approach involves post-growth patterning followed by annealing. We have developed a quantitative model which predicts that there is a maximum lateral dimension for complete removal of threading dislocations by patterned heteroepitaxy. According to our model, this maximum lateral dimension is proportional to the layer thickness and increases monotonically with the lattice mismatch;. For heteroepitaxial materials with greater than 1% lattice mismatch, our model predicts that practical device-sized threading dislocation-free regions may be realized by patterned heteroepitaxial processing.
机译:我们已经表明,可以通过滑动到侧壁来去除图案化的异质外延半导体中的螺纹位错,这是由图像力的存在驱动的。原则上,应该有可能通过图案化的异质外延工艺获得高度失配的异质外延半导体,该半导体即使没有伪晶质也完全没有螺纹位错。有两种基本的图案化外延处理方法,第一种涉及在预图案化的衬底上进行选择性区域生长。第二种方法涉及生长后构图,然后进行退火。我们已经开发了一个定量模型,该模型预测最大的横向尺寸可以完全消除图案异质外延引起的螺纹位错。根据我们的模型,此最大横向尺寸与层厚度成比例,并且随着晶格失配而单调增加。对于具有大于1%晶格失配的异质外延材料,我们的模型预测,可以通过图案化异质外延加工来实现实用的器件尺寸的无螺纹位错区域。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号