首页> 外文期刊>Very Large Scale Integration (VLSI) Systems, IEEE Transactions on >Architecturally Homogeneous Power-Performance Heterogeneous Multicore Systems
【24h】

Architecturally Homogeneous Power-Performance Heterogeneous Multicore Systems

机译:体系结构同质的性能异构多核系统

获取原文
获取原文并翻译 | 示例

摘要

Dynamic voltage and frequency scaling (DVFS), a widely adopted technique to ensure safe thermal characteristics while delivering superior energy efficiency, is rapidly becoming inefficient with technology scaling due to two critical factors: 1) inability to scale the supply voltage due to reliability concerns and 2) dynamic adaptations through DVFS cannot alter underlying power hungry circuit characteristics, designed for the nominal frequency. In this paper, we show that DVFS scaled circuits substantially lag in energy efficiency, by 22%–86%, compared to ground up designs for target frequency levels. We propose architecturally homogeneous power-performance heterogeneous multicore systems, a fundamentally alternate means to design energy efficient multicore systems. Using a system level computer-aided design (CAD) approach, we seamlessly integrate architecturally identical cores, designed for different voltage-frequency domains. We use a combination of standard cell library based CAD flow and full system architectural simulation to demonstrate 11%–22% improvement in energy efficiency using our design paradigm.
机译:动态电压和频率缩放(DVFS)是一种广泛采用的技术,可确保安全的热特性,同时提供出色的能源效率,但由于以下两个关键因素,技术缩放迅速变得效率低下:1)由于可靠性问题而无法缩放电源电压; 2)通过DVFS进行的动态自适应不能改变为标称频率设计的潜在的耗电电路特性。在本文中,我们表明,与针对目标频率水平的接地设计相比,DVFS缩放电路在能效上明显落后22%至86%。我们提出了架构上性能均一的异构多核系统,这是设计节能多核系统的根本替代方法。使用系统级计算机辅助设计(CAD)方法,我们无缝集成了为不同电压-频率域设计的架构相同的内核。我们结合使用基于标准单元库的CAD流程和完整的系统架构仿真,以证明使用我们的设计范例可将能源效率提高11%至22%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号