首页> 外文期刊>Very Large Scale Integration (VLSI) Systems, IEEE Transactions on >Error Correction Encoding for Tightly Coupled On-Chip Buses
【24h】

Error Correction Encoding for Tightly Coupled On-Chip Buses

机译:紧密耦合的片上总线的纠错编码

获取原文
获取原文并翻译 | 示例

摘要

The performance of a tightly coupled on-chip bus connecting several embedded cores can be improved using multithreshold comparators at the receiver end. Reduction in supply voltage may cause bit errors. An on-chip encoding technique for error correction is proposed to improve the robustness of the method. It relies on a novel algorithmic formulation that exploits the inbuilt redundancy of the multithreshold architecture to reduce the number of redundant bits required to achieve error correction when compared with the existing methods. Extensive experimental evaluation confirms that the overhead of the proposed encoding technique is significantly less than that of the traditional encoding techniques that use a single threshold voltage. Experimental evidence demonstrates that the proposed encoding technique can be implemented on-chip in a scalable nonenumerative manner.
机译:使用接收器端的多阈值比较器可以改善连接多个嵌入式内核的紧密耦合的片上总线的性能。电源电压降低可能会导致误码。为了提高该方法的鲁棒性,提出了一种用于纠错的片上编码技术。与现有方法相比,它依赖于一种新颖的算法公式,该公式利用多阈值体系结构的内置冗余来减少实现纠错所需的冗余位数。大量的实验评估证实,提出的编码技术的开销明显小于使用单个阈值电压的传统编码技术的开销。实验证据表明,所提出的编码技术可以以可扩展的非数值方式在片上实现。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号