首页> 外文期刊>IEEE transactions on very large scale integration (VLSI) systems >All-Digital Calibration of Timing Mismatch Error in Time-Interleaved Analog-to-Digital Converters
【24h】

All-Digital Calibration of Timing Mismatch Error in Time-Interleaved Analog-to-Digital Converters

机译:时间交错模数转换器中时序不匹配误差的全数字校准

获取原文
获取原文并翻译 | 示例
       

摘要

This paper presents an all-digital background calibration for timing mismatch in time-interleaved analog-to-digital converters (TI-ADCs). It combines digital adaptive timing mismatch estimation and digital derivative-based correction, achieving lower hardware cost and better suppression of timing mismatch tones than previous work. In addition, for the first time closed-form exact expressions for the signal-to-noise and distortion ratio (SNDR) of a four-channel TI-ADC with timing mismatch after derivative-based digital correction are obtained, which can be used to guide the design. Simulation results of a four-channel TI-ADC behavioral model and measurement results from a commercial 12-bit 3.6-GS/s two-channel TI-ADC show that the proposed all-digital calibration can accurately estimate the timing skew and effectively correct the timing mismatch errors, while also confirming the analytic SNDR expressions.
机译:本文介绍了用于时间交错的模数转换器(TI-ADC)中时序不匹配的全数字背景校准。它结合了数字自适应时序失配估计和基于数字导数的校正,与以前的工作相比,实现了更低的硬件成本和更好的时序失调音调抑制。此外,首次获得了基于导数的数字校正后具有时序失配的四通道TI-ADC信噪比和失真比(SNDR)的闭式精确表达式,该表达式可用于指导设计。四通道TI-ADC行为模型的仿真结果和商用12位3.6-GS / s两通道TI-ADC的测量结果表明,所提出的全数字校准可以准确估计时序偏斜并有效地校正时序失配错误,同时也确认了解析SNDR表达式。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号