Timing Speculation With Optimal In Situ Monitoring Placement and Within-Cycle Error Prevention

摘要

In this paper, a timing speculation technique with low-overhead in situ delay monitors placed along critical paths is presented. The proposed insertion of monitors enables timing error prevention within the same clock cycle. Compared to other techniques, the design cost per monitor in our technique is low because no additional gates for the guard banding, inspection window generation, and short path extension are required. We benchmarked our approach on an ARM Cortex M0. The insertion strategy reduces the number of monitors by up to similar to 23x, power by similar to 5.5x, and area by similar to 2.8x compared to the traditional in situ monitoring techniques that insert monitors at the flip-flops. The timing error correction uses a global clock stretching unit to prevent errors within one cycle. With the proposed error prevention technique, similar to 22% more delay variation is tolerated with a negligible energy overhead of less than similar to 1%.