首页> 外文期刊>Systems and Computers in Japan >Packaging Design Concept Simulator for Electronic Circuit
【24h】

Packaging Design Concept Simulator for Electronic Circuit

机译:电子电路包装设计概念模拟器

获取原文
获取原文并翻译 | 示例
           

摘要

When designing a printed circuit board, details of the composition of packaging such as the numbers of layers and channels could not be easily determined; therefore, when the design process proceeded to designing a package, trial- and-error processes were often repeated because of the indefinite numbers of layers and channels. Consequently, the design period can be effectively shortened by quantita- tively estimating the configuration of the package when a circuit is designed, because it can prevent the problem that after a circuit is designed, the wiring cannot be accommo- dated in a package and the circuit must be redesigned. The authors established a technology for estimating and evalu- ating the difficulty of a package depending on a channel requirement ratio. In addition, the authors increased the accuracy of estimation by referring to a database that stores the details of successful packages, indexed according to the configuration. However, several types of package configu- rations must be selected. Therefore, an index of the number of disabled channels has been introduced as a disturbance factor to wiring patterns, and the wiring detour ratio and an aspect ratio of board were also taken into account, so that a total length of wiring can be estimated precisely, and an optimum package configuration can be selected with a minimum total length of wiring. Therefore, the authors are convinced that the period for developing a printed circuit board can be shortened, using the technique developed by them.
机译:设计印刷电路板时,包装的组成细节(例如层数和通道数)不易确定;因此,当设计过程开始设计包装时,由于层和通道的数量不确定,经常会反复进行反复试验。因此,在设计电路时,可以通过定量估计封装的配置来有效地缩短设计周期,因为它可以防止在设计电路之后,布线无法容纳在封装中的问题,并且可以避免在设计时对布线进行调整。电路必须重新设计。作者建立了一种根据渠道需求比率来评估和评估包装难度的技术。此外,作者通过引用存储成功软件包详细信息的数据库来提高估计的准确性,该数据库根据配置进行了索引。但是,必须选择几种类型的程序包配置。因此,已经引入了禁用通道数的指标作为对布线图案的干扰因素,并且还考虑了布线tour回比和基板的纵横比,从而可以精确估算布线的总长度,并可以选择最短的总布线长度来选择最佳的封装配置。因此,作者相信使用他们开发的技术可以缩短印刷电路板的开发时间。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号