A 33-mW 8-Gb/s CMOS clock multiplier and CDR for highly integrated I/Os

摘要

A 0.622-8-Gb/s clock and data recovery (CDR) circuit using injection locking for jitter suppression and phase interpolation in high-bandwidth system-on-chip solutions is described. A slave injection locked oscillator (SILO) is locked to a tracking aperture-multiplying DLL (TA-MDLL) via a coarse phase selection multiplexer (MUX). For the fine timing vernier, an interpolator DAC controls the injection strength of the MUX output into the SILO. This 1.2-V 0.13-Μm CMOS CDR consumes 33 mW at 8Gb/s. Die area including voltage regulator is 0.08 mm2. Recovered clock jitter is 49 ps pk-pk at a 200-ppm bit-rate offset.