...
首页> 外文期刊>IEEE Journal of Solid-State Circuits >A 1-ps Resolution Jitter-Measurement Macro Using Interpolated Jitter Oversampling
【24h】

A 1-ps Resolution Jitter-Measurement Macro Using Interpolated Jitter Oversampling

机译:使用内插抖动过采样的1ps分辨率抖动测量宏

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       

摘要

This paper reports the development of an in-field real-time successive jitter-measurement macro whose features include 1-ps resolution jitter measurement. The newly developed jitter-measurement macro has four key features: 1) interpolated jitter oversampling; 2) a hierarchical Vernier delay line; and 3)feedforward calibration, each of which helps attain high jitter-measurement resolution; as well as 4) an oversampling rate and measurement range-control technique. A test chip of the macro has been fabricated in a 90-nm process. It successfully measures small random jitter with 1-ps resolution, and large deterministic jitter can also be measured by extending the jitter-measurement range by a factor of 4
机译:本文报道了一种实时实时连续抖动测量宏的开发,该宏的功能包括1ps分辨率抖动测量。新开发的抖动测量宏具有四个关键特性:1)内插抖动过采样; 2)分层的游标延迟线; 3)前馈校准,每一个都有助于获得较高的抖动测量分辨率;以及4)过采样率和测量范围控制技术。宏的测试芯片已通过90纳米工艺制造。它成功地以1ps的分辨率测量了较小的随机抖动,并且还可以通过将抖动测量范围扩大4倍来测量较大的确定性抖动

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号