Device Modeling and Simulation Meet Shrink, Processing Challenges

摘要

At deep submicron, models will be unimaginably complex, requiring additional process and evaluation time. Interaction between device models and layout extraction tools will increase, causing algorithm development and simulation speed problems.