Addressing TOWER-AWARE' Challenges of Memory Interface Designs

摘要

Moving from an ideal power assumption to a power-aware SI methodology requires some upgrades to modeling and simulation techniques, and is required for adequate SSN characterization of modern memory systems.A key enabler is power-aware I/O modeling, allowing SSN simulations in minutes on a laptop instead of days on a large server.