首页> 外文期刊>IEEE Transactions on Parallel and Distributed Systems >Generalized multiway branch unit for VLIW microprocessors
【24h】

Generalized multiway branch unit for VLIW microprocessors

机译:用于VLIW微处理器的通用多路分支单元

获取原文
获取原文并翻译 | 示例

摘要

VLIW processors use multiway branch instructions to achieve high-speed, parallel evaluation of control structures. This paper introduces a new multiway branch mechanism that allows constant-time branch-target resolution based on an arbitrary condition tree. The unique feature of this mechanism is its target selection unit, which yields a branch-target based on a set of condition bit values and a condition tree description. A representation of condition trees that results in a compact target selection unit is described, and the logic diagram of a target selection unit that provides a four-way branching is shown. Our experimental results on nontrivial integer benchmarks indicate that the proposed multiway branch unit can improve the performance of VLIW machines substantially (i.e., as much as a geometric mean of 35%), compared to using the conventional two-way branching.
机译:VLIW处理器使用多路分支指令来实现对控制结构的高速并行评估。本文介绍了一种新的多路分支机制,该机制允许基于任意条件树的恒定时间分支目标解析。该机制的独特之处在于其目标选择单元,它基于一组条件位值和一个条件树描述来产生一个分支目标。描述了导致紧凑的目标选择单元的条件树的表示,并显示了提供四路分支的目标选择单元的逻辑图。我们在非平凡整数基准上的实验结果表明,与使用传统的双向分支相比,所提出的多路分支单元可以显着改善VLIW机器的性能(即,高达35%的几何平均值)。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号