首页> 外文期刊>Organic Electronics >Scaling down of organic complementary logic gates for compact logic on foil
【24h】

Scaling down of organic complementary logic gates for compact logic on foil

机译:缩小有机互补逻辑门的尺寸,以使箔片上的逻辑紧凑

获取原文
获取原文并翻译 | 示例
           

摘要

In this work, we realize complementary circuits with organic p-type and n-type transistor integrated on polyethylene naphthalate (PEN) foil. We employ evaporated p-type and n-type organic semiconductors spaced side by side in bottom-contact bottom-gate coplanar structures with channel lengths of 5 μm. The area density is 0.08 mm~2 per complementary logic gate. Both p-type and n-type transistors show mobilities >0.1 cm~2/V s with V_(on) close to zero volt. Small circuits like inverters and 19-stage ring oscillators (RO) are fabricated to study the static and the dynamic performance of the logic inverter gate. The circuits operate at V_(dd) as low as 2.5 V and the inverter stage delay at V_(dd) = 10 V is as low as 2 μs. Finally, an 8 bit organic complementary transponder chip with data rate up to 2.7 k bits/s is fabricated on foil by successfully integrating 358 transistors.
机译:在这项工作中,我们实现了在聚萘二甲酸乙二醇酯(PEN)箔片上集成有机p型和n型晶体管的互补电路。我们在沟道长度为5μm的底部接触底栅共面结构中采用并排间隔的蒸发p型和n型有机半导体。每个互补逻辑门的面积密度为0.08 mm〜2。 p型和n型晶体管在V_(on)接近零伏时都显示出迁移率> 0.1 cm〜2 / V s。制造小型电路,例如反相器和19级环形振荡器(RO),以研究逻辑反相器门的静态和动态性能。电路以低至2.5 V的V_(dd)工作,而V_(dd)= 10 V的反相器级延迟低至2μs。最后,通过成功集成358个晶体管,在箔片上制作了数据速率高达2.7 k bit / s的8位有机互补应答器芯片。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号