...
首页> 外文期刊>Microelectronics journal >Switching sequence optimization for gradient errors compensation in the current-steering DAC design
【24h】

Switching sequence optimization for gradient errors compensation in the current-steering DAC design

机译:电流导向DAC设计中用于梯度误差补偿的开关序列优化

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       

摘要

In this paper, an optimization method of switching sequence is proposed to compensate for the gradient errors in the current source array of the current-steering digital-to-analog converter. Combining the central symmetry method and the iterative method, the linear and the quadratic gradient errors in the current source arrays are all eliminated. Through the mathematical induction and MATLAB simulation, the proposed switching sequence shows that both the linear and quadratic gradient errors can be compensated. To verify the optimization method proposed, a 12-bit DAC was fabricated under the 55 nm 2.5 V CMOS process. The measured INL and DNL are bounded at 0.62LSB and 0.37LSB, respectively. The SFDR is more than 78 dB with the signal frequencies below 1 MHz and more than 66 dB in the whole Nyquist band frequency.
机译:本文提出了一种切换序列的优化方法,以补偿电流控制数模转换器电流源阵列中的梯度误差。结合中心对称方法和迭代方法,消除了电流源阵列中的线性和二次梯度误差。通过数学归纳法和MATLAB仿真,所提出的切换序列表明线性和二次梯度误差都可以得到补偿。为了验证所提出的优化方法,在55 nm 2.5 V CMOS工艺下制造了12位DAC。测得的INL和DNL分别以0.62LSB和0.37LSB为界。 SFDR在信号频率低于1 MHz时超过78 dB,在整个奈奎斯特频带频率中都超过66 dB。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号