首页> 外文期刊>Microelectronics journal >Co-design of on-chip loop antenna and differential class-E power amplifier at 2.4 GHz for biotelemetry applications
【24h】

Co-design of on-chip loop antenna and differential class-E power amplifier at 2.4 GHz for biotelemetry applications

机译:面向生物遥测应用的2.4 GHz片上环形天线和差分E类功率放大器的共同设计

获取原文
获取原文并翻译 | 示例

摘要

Degradation in gain and efficiency of on-chip antennas limit the communication range of RF transmitters integrated with on-chip antennas below 10 GHz to few centimeters. In this paper, a novel strategy of co-design of fully integrated differential class-E power amplifier and on-chip loop antenna at 2.4 GHz is proposed to increase communication range and save chip area. In the co-design strategy, inductor used for harmonic rejection and matching in the power amplifier is replaced with a parallel capacitance network for harmonic rejection and a modified two turn on-chip loop antenna is used for matching load impedance of power amplifier. From the post-layout simulation results using Cadence Virtuoso, power amplifier has maximum power added efficiency(PAE) of 50.7%, and output power of 17 dBm. On-chip antenna, simulated in Advanced Design System(ADS) has a gain of -19.9 dBi and efficiency of 0.48%. The transmitter designed in UMC 180-nm technology has a higher computed communication range of 1.5 m and is suitable for biotelemetry applications such as patient monitoring.
机译:片上天线的增益和效率的下降将集成了10 GHz以下片上天线的RF发射器的通信范围限制到几厘米。本文提出了一种新的全集成差分E类功率放大器和2.4 GHz片上环形天线协同设计的新策略,以扩大通信范围并节省芯片面积。在协同设计策略中,功率放大器中用于谐波抑制和匹配的电感器被并联电容器网络取代,用于谐波抑制,而改进的两匝芯片上环形天线用于匹配功率放大器的负载阻抗。根据使用Cadence Virtuoso进行的布局后仿真结果,功率放大器的最大功率附加效率(PAE)为50.7%,输出功率为17 dBm。在高级设计系统(ADS)中模拟的片上天线的增益为-19.9 dBi,效率为0.48%。以UMC 180纳米技术设计的发射器具有1.5 m的更高计算通信范围,适用于生物遥测应用,例如患者监护。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号