首页> 外文期刊>Micro >Investigating CMP and post-CMP cleaning issues for dual-damascene copper technology
【24h】

Investigating CMP and post-CMP cleaning issues for dual-damascene copper technology

机译:研究双大马士革铜技术的CMP和CMP后清洁问题

获取原文
获取原文并翻译 | 示例
           

摘要

To maintain current planarization levels when copper systems come on-line, slurry and cleaning chemistries may need to be modified. The National Technology Roadmap for Semiconductors developed by the Semiconductor Industry Association projects that there will be seven or eight metal levels on ULSI logic devices by 2006, along with metal insulator dielectric constants of 1.5 to 2.0. Copper is rapidly becoming the metallization material of choice to meet the evolving SIA requirements for metal line density, with IBM, TI, and Motorola taking the lead and initiating major copper programs. Copper's appeal includes its low resistivity (~1.7 μΩ-cm for bulk copper), which can help improve device performance though greater speed and smaller resistance capacitance time constants; high current density; and good resistance to electromigration. In addition, it can be deposited by a variety of techniques—physical and chemical vapor deposition as well as electroless and electrolytic plating—each with different grain sizes and fill characteristics.
机译:为了在铜系统联机时保持当前的平面化水平,可能需要修改浆液和清洁剂的化学性质。半导体工业协会制定的《国家半导体技术路线图》预测,到2006年,超大规模集成电路逻辑器件上将有7或8种金属层,以及1.5至2.0的金属绝缘体介电常数。在IBM,TI和摩托罗拉牵头并启动主要的铜计划之后,铜正迅速成为满足不断发展的SIA对金属线密度要求的首选金属化材料。铜的吸引力包括其低电阻率(大块铜约为1.7μΩ-cm),尽管速度更快且电阻电容时间常数较小,但有助于提高器件性能。高电流密度并具有良好的抗电迁移能力。此外,它可以通过多种技术进行沉积-物理和化学气相沉积以及化学镀和电解镀-每种都具有不同的晶粒尺寸和填充特性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号