首页> 外文期刊>Journal of signal processing systems for signal, image, and video technology >Architectural Decomposition of Video Decoders by Means of an Intermediate Data Stream Format
【24h】

Architectural Decomposition of Video Decoders by Means of an Intermediate Data Stream Format

机译:通过中间数据流格式对视频解码器进行架构分解

获取原文
获取原文并翻译 | 示例

摘要

The microprocessor industry trend towards many-core architectures introduced the necessity of devising appropriately scalable applications. While implementing software based video decoding, the main challenges are the optimized partitioning of decoder operations, efficient tracking of dependencies and resource synchronization for multiple parallel units. The same applies for hardware implementations of video decoders where monolithic approaches anticipate scalability of the design and reusability of already implemented core components.In this paper, we propose an intermediate data stream format (Meta Format Stream) which is suited for architectural decomposition of video decoding by replacing the conventional monolithic decoder architecture design with a pipelined structure. The Meta Format is forward-oriented and self contained and multistandard capable, so that processing of Meta Streams is independent of the originating bit stream. Our approach does not require special coding settings and is applicable to accelerated decoding of any standards-compliant bit stream. A H.264/AVC multiprocessing proposal is presented as a case study for the potential our our concept. The case study combines coarse grained frame-level parallel decoding of the bit stream with fine-grained macroblock level parallelism in the image processing stage.The proposed H.264 decoder achieved speedup factors of up to 7.6 on an 8 core machine with 2-way SMT. We are reporting actual decoding speeds of up to 150 frames per second in 2160p-resolution.
机译:微处理器行业朝着多核架构发展的趋势引入了设计适当可扩展应用程序的必要性。在实施基于软件的视频解码时,主要挑战是优化解码器操作分区,有效跟踪依赖关系以及多个并行单元的资源同步。这同样适用于视频解码器的硬件实现,其中单片方法预期设计的可扩展性和已实现的核心组件的可重用性。本文提出了一种适合于视频解码的体系结构分解的中间数据流格式(元格式流)通过用流水线结构代替传统的单片解码器体系结构设计。元格式是前向的,并且是自包含的,并且具有多种标准的功能,因此元流的处理与原始位流无关。我们的方法不需要特殊的编码设置,并且适用于任何符合标准的比特流的加速解码。提出了H.264 / AVC多处理方案,作为案例研究,以探讨我们的概念的潜力。该案例研究在图像处理阶段将比特流的粗粒度帧级并行解码与细粒度宏块级并行性相结合。拟议的H.264解码器在8核2路机器上实现了高达7.6的加速因子SMT。我们报告的实际解码速度为2160p分辨率,每秒高达150帧。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号