A New synchronization Algorithm for VHDL-AMS Simulation

摘要

VHDL-AMS is the Analog and Mixed-Signal Extensions to VHDL. The paper gives a brief overview of the added features to VHDL. A mixed-signal simulator has been developed based on VHDL-AMS. A new synchronization algorithm is adopted in the simulator. Using the new algorithm the analog kernel does not need to synchronize the digital kernel at Each digital event time point. The efficiency of the new synchronization algorithm is tested by Examples. Simulation results show the newly developed algorithm can speed up the simulation.