首页> 外文期刊>Journal of Circuits, Systems, and Computers >'Multi-Circuit': Automatic Generation of an Application Specific Configurable Core for Known Set of Application Circuits
【24h】

'Multi-Circuit': Automatic Generation of an Application Specific Configurable Core for Known Set of Application Circuits

机译:“多电路”:为已知的一组应用电路自动生成专用的可配置内核

获取原文
获取原文并翻译 | 示例

摘要

Many digital systems provide multiple but closely related functionalities, not all of them are required simultaneously. Dedicated hardware solution for each functionality will waste too much silicon area. This work presents automatic generation of a shared hardware solution for a set of functionalities which will execute only one functionality at a time. This shared hardware solution is termed as "Multi-Circuit". A Multi-Circuit can be embedded as a configurable component in a System-on-Chip (SoC) design. Multi-Circuit is generated by initially mapping a given set of application functionalities on a common reconfigurable platform. Later on, all the unused logic and routing resources are efficiently removed from the reconfigurable hardware. Experiments reveal that Multi-Circuit is 18-42% smaller than the previously proposed technique named Application Specific Inflexible FPGA (ASIF). Multi-Circuit is 73-84% smaller than its corresponding FPGA design.
机译:许多数字系统提供了多个但密切相关的功能,并非同时需要所有功能。用于每种功能的专用硬件解决方案将浪费太多的硅面积。这项工作提出了针对一组功能的共享硬件解决方案的自动生成,这些功能一次只能执行一个功能。这种共享的硬件解决方案称为“多电路”。可以将多电路作为可配置组件嵌入到片上系统(SoC)设计中。通过在通用的可重新配置平台上初始映射给定的一组应用程序功能来生成多电路。以后,所有未使用的逻辑和路由资源都将从可重新配置的硬件中有效地删除。实验表明,多电路比先前提出的名为专用非柔性FPGA(ASIF)的技术小18-42%。多电路比其相应的FPGA设计小73-84%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号